Abstract. The continuous advances in VLSI technologies, computer architecture and software development tools make it difficult to find the adequate implementation platform of an ANN for a given application. This paper describes HANNA, a software tool designed to automate the generation of hardware prototypes of MLP and MLP-like neural networks over FPGA devices. Coupled with traditional Matlab R /Simulink R environments the generated model can be synthesized, downloaded to the FPGA and co-simulated with the software version to trade off area, speed and precision requirements. The tool and our design methodology are validated through two examples.
Introduction
Artificial Neural Networks (ANNs) have traditionally been realized by software modeling using general-purpose microprocessors. Looking for increased performance, designers have moved to other approaches, such as clusters of microprocessors or microcontrollers, application-specific microprocessors designed for intensive arithmetic computation (like PDSPs, Programmable Digital Signal Processors), and direct hardware implementations both over Application-Specific Integrated Circuits (ASICs) and Field Programmable Gate Arrays (FPGAs) .
No matter of their flavor, software implementations execute sequentially the ANN algorithm (in essence) due to nature of the von Newmann architecture. On the other hand, hardware specific implementations are free to exploit the inherent parallelism of ANNs and thus are supposed to offer significant performance increments over software on conventional workstations. It has been demonstrated however that the validity of this assumption depends on many factors determining exactly the characteristics of the platforms been compared [1] . So far, results justifying performance of software and hardware implementations are difficult to compare and their leading usually stand just for particular applications designed over concrete platforms. This is partially due to the increased processing capabilities of current general-purpose processors, with clock rates over 3 GHz and architectural mechanisms (like pipelining and superscalar processing units) that provide high speed and certain degree of instruction-level parallelism. This is also the case of approaches based on PDSP devices, that now incorporate advanced characteristics such as multiple MAC (Multiply-and-Accumulate) units, fast A/D and D/A converters, barrel shifters, etc, with clock frequencies over 1 GHz.
In spite of these considerations it is clear that specific applications can benefit of an increased performance with massive-parallel execution over FPGA devices. Moreover, other FPGA advantages should be considered, like reduction in size and power consumption and better protection against unauthorized copies with respect to pure software approaches, and in-circuit reprogramability, shorter production time and lower NRE costs when compared to ASICs.
In some applications a designer must implement an ANN model over different platforms to meet performance specifications, a process still more painful when several hardware implementations have to be evaluated. In this paper we describe HANNA (Hardware ANN Architect), a tool to help designers in the generation of hardware implementations of MLP-like neural networks on FPGA devices. HANNA is a set of Matlab scripts that when combined with traditional Matlab/Simulink capabilities provides a rapid prototyping tool that permits creating a unique modeling of a ANN, but allows its implementation over different architectures with small changes. Moreover, the designer is able to co-simulate, characterize and compare the several implementations to verify both correctness and performance.
The rest of the paper is organized as follows: in Section 2 we expose the main advantages of the new system-level design methodologies and tools in which HANNA scripts are based, when compared to the traditional FPGA design tools. Section 3 depicts the neuron and network architecture implemented by HANNA, describing the main blocks and their behaviors. Sections 4 and 5 resume the results obtained when applying HANNA to generate hardware ANNs for two example applications: a simple XOR function and a speaker recognition problem. Finally, some concluding remarks are made in Section 6.
Software/Hardware Prototyping
To meet the challenges posed by the growing circuit complexity, new languages, tools and methodologies with greater modeling capabilities are been developed. In the area of design languages SystemC, SytemVerilog, Verilog 2005, Analogue and Mixed-Signal versions of Verilog and VHDL, or Vera are some of the new proposals [2] . Simultaneously, some companies are developing hardware modeling platforms based on standard simulation and software design tools to take advantage of well established design flows and engineer's back experience. Following this approach, Xilinx Inc. has developed System Generator TM for DSP[3], a plug-in to the Simulink R environment from The Mathworks Inc. designed to develop high-performance DSP systems for FPGAs. With the System Generator blockset, designers can make bit-and cycle-accurate simulations and HDL code generation for Xilinx FPGAs.
Moreover, System Generator provides co-simulation interfaces that make it possible to incorporate an FPGA directly into a Simulink simulation. When
